A new parallel algorithm for signal processing and a parallel systolic architecture of a CFAR processor with adaptive censoring and post detection integration (API) are presented in the paper. The processor proposed is used for target detection when echoes from targets are performed in conditions of binomial distribution pulse jamming. The property of the algorithm proposed is its ability automatically to determine and censor the unwanted samples corrupted by pulse jamming in both, the two-dimensional reference window and the test cell, before noise level estimation. In case of binomial distribution pulse jamming for big repetition frequency, the censoring capabilities of the algorithm offered from Behar is small and the probability of false alarm is not constant. We offer the vector at the output of the reference window to be sorted and censored again. In such a way the influence of pulse jamming environment over adaptive threshold is reduced to minimum. The systolic architecture of the API CFAR is designed. Computational losses of the systolic architecture are estimated as a number of processor elements and computational steps needed for real-time implementation.
Introduction
Target detection is declared if the signal value exceeds the threshold. Conventional cell averaging constant false alarm rate (CA CFAR) detectors are proposed by Finn and Johnson in [1] . The presence of strong binomial distributed pulse jamming in both, the test resolution cells and the reference cells, can cause drastic degradation in the performance of a CA CFAR processor. In many practical situations, however, the environment is characterized by the presence of strong pulse jamming (PJ) with high intensity and binomial distribution. We assume that the noise in the test cell is Rayleigh envelope distributed and the target returns are fluctuating according to Swerling II model.
There are a lot of methods for increasing the efficiency of CFAR processors in case of non-stationary interference. One of these methods is the use of ordered statistics for estimating the interference level in the reference window, suggested by Rohling [2] , Rickard and Dillard [3] . Another approach for estimating the interference level, proposed by Himonas and Barkat in [4] , is used in this paper. Later Himonas suggested in [5] this method to be used for removing of randomly arriving interference impulses from the test cell, when the reference window contains no impulse interference. Behar, Kabakchiev and Doukovska in [6] offered an adaptive censoring PI CFAR detector in the presence of pulse jamming and offered systolic architecture of this detector. When the probability for the appearance of pulse jamming is high, and the sizes of the reference and the test windows are small, the censoring algorithm in [6] is unsatisfactory.
In this paper we propose new modification of the parallel algorithm from [6] . After additional censoring, the estimate in the reference window of the parallel algorithm is similar to that of the optimal algorithm. In such a way the influence of pulse jamming environment over adaptive threshold is reduced to minimum. That leads to increasing of the probability of detection.
The possibility for parallel processing of the samples in the reference window is used in the obtained parallel computing architecture of the target detection algorithm. Radar signal processing is performed by images (bit matrices) in real-time. It is known that the two-dimensional window is sliding over an image, passing the distance cells one by one. It is also known that systolic architectures are very appropriate for real-time implementation in signal processing. For the design of a systolic architecture we have used the "superposition" approach according to which the known systolic architectures are used for each of the algorithm nodes. The designed parallel systolic architecture is suitable for conventional multiprocessor realization.
Signal Model
Let us assume that L pulses hit the target, which is modeled according to Swerling II case. The received signal is sampled in range by using (M+1) resolution cells resulting in a matrix with (M+1) rows and (L) columns. Each column of the data matrix consists of the values of the signal obtained for (L) pulse intervals in one range resolution cell. Let us also assume that the first (M/2) and the last (M/2) rows of the data matrix are used as a reference window in order to estimate the "noiseplus-interference" level in the test resolution cell of the radar. In this case the samples of the reference cells result in a matrix X of the size (MxL). The test cell or the radar target image includes the elements of the (M/2+1) row of the data matrix and is a vector Z of the length (L). In conditions of binomial distribution of pulse jamming [7] , the background environment includes the interference-plus-noise situation, which may appear at the output of the receiver with the probability ( ) ε ε − 1 2 , the interference-plus-noise situation with the probability 2 ε and the noise only situation with the probability ( )
, where
, F is the average repetition frequency of PJ and t c is the length of pulse transmission. The distribution is binomial when the probability of PJ is above 0.2 as is given in [10] . The elements of the reference window are independent random variables with the compound exponential distribution law: where N=ML and λo is the average power of the receiver noise, r j o / λ is the average per pulse value of the interference-to-noise ratio (INR) at the receiver input. In the presence of a desired signal from a target the elements of the test resolution cell are independent random variables with the following distribution law: where s is the average per pulse value of the "signal-to-noise" ratio (SNR) at the receiver input.
Analysis of API CFAR Processor
The censoring algorithm consists of the following stages: The elements of the reference window ( )
and the test resolution
are rank-ordered according to increasing magnitude.
... and
Each of the so ranked elements is compared to the adaptive threshold, according to the following rule:
,..., and 
The recursive procedure is stopped when the condition (4) becomes true. In this way the samples of the reference window and the test resolution cell are divided into two parts. The first part contains the "clean" elements, i.e. without pulse jamming. All these elements can be used for calculating the estimate V and the summed signal q 0 . (6) After the stop of the recursive procedure, it is assumed that most or all of the random impulses of pulse jamming are in the second part of the reference window and the test resolution cell. In this case the probability of target detection in the presence of binomial distribution pulse jamming may be calculated as in [6] , using the following expression:
where p k and l p are the probability that "k" elements from the reference window and "l" elements from the test window contain only the receiver noise before censoring. The probability for absence of pulse jamming in the element is ( )
The expressions for the probabilities p k and p l are:
The probability of false alarm is evaluated by (7), setting s = 0 .
When we use a parallel algorithm with small sizes of the reference and the test windows, the achieved estimates of the environment in the API CFAR processor are not correct.
In this paper we propose new modification of the parallel algorithm from [6] . It works successfully in the presence of binomial distribution pulse jamming. We have offered to form a vector, which includes clean elements after censoring in the reference window. This vector must be sorted and censored again, because in some of the channels of this vector of the parallel algorithm the censoring is not good, especially when the repetition frequency of pulse jamming is high. In this case the estimate in the reference window in the new parallel algorithm is similar to that of the optimal algorithm presented in [6] .
Numerical results
We study in this paper the censoring capabilities of an API CFAR detector in strong binomial pulse jamming. The average power of the receiver noise is
The results for the probability of censoring are received by using Monte-Carlo simulation.
The probability of censoring of the offered new algorithm, for probability of false censoring from 10 -6 to 10 -3 , is presented on Fig.1 . The probability for the appearance of pulse jamming is 0.6 and the size of the reference window is M=16 and L=16. The unwanted samples are censored more efficiently as the probability of false censoring increases, because the adaptive threshold in each step of the censoring process decreases.
The censoring capabilities of the suggested parallel algorithm in [6] and the new parallel algorithm, only for the reference window, are presented on Fig.2 . The experimental results are obtained for the following parameters: size of the reference window M=16, L=16, 32, 64, probability of false censoring P fc =10 -3 , probability for the appearance of pulse jamming ε=0.8. When the size of the reference window increases, the probability of censoring also increases. When we use additional censoring, the estimate in the reference window is similar to the estimate of the optimal algorithm considered in [6] . The censoring capabilities in the test window with size L=16, 32, 64, 128, 256, are presented on Fig.3 . The probability for the appearance of pulse jamming in the elements is 0.8. As expected, the probability of censoring increases when the size of the reference window increases. Censoring improves when the difference between the signal power and the interference power increases (over 3-5dB). The probability of censoring in the reference window with a size L=64 is presented on Fig.4 . The probability for the appearance of pulse jamming is 0.3 and 0.8, for different values of the interference to noise ratio. Also, as the probability for the appearance of pulse jamming in the elements increases the probability of censoring in these samples for a given INR decreases (over 3-5dB).
Parallel Architecture of an API CFAR Processor
The systolic parallel architecture of a CA CFAR processor with adaptive censoring and non-coherent integration is presented on Fig.5 , and it is similar to the one presented in [6] . The computational blocks for sorting and censoring of the vectors are denoted as S l and C l , where
Create PDF with GO2PDF for free, if you wish to remove this line, click here to buy Virtual PDF Printer The systolic architectures of the sorting and censoring computational blocks are shown on Fig.6 and Fig.7 . The logical operation of the processor elements is shown on Fig. 8 . 
(1)
(1) Fig. 6 Systolic architecture of the sorting algorithm
The systolic architecture of the sorting block is realized in accordance with the well-known "Odd -Even Transposition Sort" method. This method is used in the systolic architecture of adaptive MTD processors described in [8] . The analysis of the architecture shows that four types of processor elements are needed for the realization of an API CFAR processor: PE1, PE2, PE3 and PE4. 
Estimation of the Systolic Architecture Parameters
We use the following basic measures to evaluate the systolic architecture parameters: the number of processing elements, the number of computational steps and the speed-up of the computational process. The computational measures of the processor, calculated for each stage of signal processing, are as follows:
1. Sorting of vectors:
where
Number of steps: 
Censoring of vectors:
Total number of computational steps.
( )
When the algorithm of the API CFAR detector is realized with a conventional processor using expression (6) , then the type and the numbers of operations are as follows:
1. Comparing:
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If we assume that these operations are carried out for equal periods of time Ò8 =1, then the total number of computational steps is:
Consequently, when a parallel systolic structure is used in a API CFAR processor, the signal processing is speeded up with: 
where K up is the speed-up of the computational process.
Conclusions
A new parallel algorithm of an API CFAR processor, for target detection in the presence of strong pulse jamming, is studied in this paper. The analysis of the censoring used in the new parallel algorithm shows that this algorithm is very effective when the intensity of pulse jamming (power and repetition frequency) is very high. The new parallel algorithm works successfully in the presence of binomial distribution pulse jamming.
We have offered to form a vector, which includes clean elements after censoring in the reference window. This vector must be sorted and censored again, because in some of its channels the censoring is not good, especially when the repetition frequency of pulse jamming is high.
The parallel algorithm proposed is realized on a parallel systolic architecture. It can be used for VLSI realization and in multiprocessor architectures. The using of the new algorithm leads to additional paralleling and speeding-up of signal processing. The computational losses of the suggested systolic architecture are evaluated by the number of processor elements and the number of computational steps needed for real-time implementation.
